

# UltraLogic™ 64-Macrocell Flash CPLD


#### **Features**

- 64 macrocells in four logic blocks
- 64 I/O pins
- · 5 dedicated inputs including 4 clock pins
- In-System Reprogrammable<sup>™</sup> (ISR<sup>™</sup>) Flash technology
  - —.ITAG interface
- · Bus Hold capabilities on all I/Os and dedicated inputs
- · No hidden delays
- High speed
  - $-f_{MAX} = 125 MHz$
  - $-t_{PD} = 10 \text{ ns}$
  - $-t_S = 5.5 \text{ ns}$
  - $-t_{CO} = 6.5 \text{ ns}$
- Fully PCI compliant
- 3.3V or 5.0V I/O operation
- Available in 84-pin PLCC and 100-pin TQFP packages
- Pin compatible with the CY7C374i

### **Functional Description**

The CY7C373i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C373i is designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic™ FLASH370i devices, the CY7C373i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The Cypress ISR function is implemented through a JTAG serial interface. Data is shifted in and out through the SDI and SDO pins. The ISR interface is enabled using the programming voltage pin (ISR<sub>EN</sub>). Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.



### **Selection Guide**


	7C373i-125	7C373i-100	7C373i-83	7C373iL-83	7C373i-66	7C373iL-66
Maximum Propagation Delay <sup>[1]</sup> , t <sub>PD</sub> (ns)	10	12	15	15	20	20
Minimum Set-up, t <sub>S</sub> (ns)	5.5	6.0	8	8	10	10
Maximum Clock to Output <sup>[1]</sup> , t <sub>CO</sub> (ns)	6.5	6.5	8	8	10	10
Typical Supply Current, I <sub>CC</sub> (mA)	75	75	75	45	75	45


#### Note:

<sup>1.</sup> The 3.3V I/O mode timing adder,  $t_{3.3IO}$ , must be added to this specification when  $V_{CCIO} = 3.3V$ .



## **Pin Configurations**







### Functional Description (continued)

The 64 macrocells in the CY7C373i are divided between four logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C373i is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 64 I/O pins on the CY7C373i. In addition, there is one dedicated input and four input/clock pins.

Finally, the CY7C373i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C373i remain the same.

### **Logic Block**

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C373i includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

#### Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size  $72 \times 86$ . This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

#### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product term resources to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that the product term allocator is handled by software and is invisible to the user.

#### I/O Macrocell

Each of the macrocells on the CY7C373i has a separate I/O pin associated with it. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

#### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C373i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

#### **Programming**

For an overview of ISR programming, refer to the FLASH370i Family data sheet and for ISR cable and software specifications, refer to ISR data sheets. For a detailed description of ISR capabilities, refer to the Cypress application note, "An Introduction to In System Reprogramming with FLASH370i."

#### **PCI Compliance**

The FLASH370i family of CMOS CPLDs are fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The simple and predictable timing model of FLASH370i ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without simple and predictable timing, PCI compliance is dependent upon routing and product term distribution.

#### 3.3V or 5.0V I/O operation

The FLASH370i family can be configured to operate in both 3.3V and 5.0V systems. All devices have two sets of  $V_{\rm CC}$  pins: one set,  $V_{\rm CCINT}$  for internal operation and input buffers, and another set, VCCIO, for I/O output drivers.  $V_{\rm CCINT}$  pins must always be connected to a 5.0V power supply. However, the  $V_{\rm CCIO}$  pins may be connected to either a 3.3V or 5.0V power supply, depending on the output requirements. When  $V_{\rm CCIO}$  pins are connected to a 5.0V source, the I/O voltage levels are compatible with 5.0V systems. When  $V_{\rm CCIO}$  pins are connected to a 3.3V source, the input voltage levels are compatible with both 5.0V and 3.3V systems, while the output voltage levels are compatible with 3.3V systems. There will be an additional timing delay on all output buffers when operating in 3.3V I/O mode. The added flexibility of 3.3V I/O capability is available in commercial and industrial temperature ranges.

### Bus Hold Capabilities on all I/Os and Dedicated Inputs

In addition to ISR capability, a new feature called bus-hold has been added to all FLASH370i I/Os and dedicated input pins. Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold recalls the last state of a pin when it is three-stated, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to  $\mathsf{V}_{\mathsf{CC}}$  or GND.

#### **Design Tools**

Development software for the CY7C371i is available from Cypress's *Warp*<sup>TM</sup>, *Warp* Professional<sup>TM</sup>, and *Warp* Enterprise<sup>TM</sup> software packages. Please refer to the data sheets on these products for more details. Cypress also actively supports almost all third-party design tools. Please refer to third-party tool support for further information.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential.....-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ...... -0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Program Voltage ......12.5V Output Current into Outputs......16 mA

Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub> V <sub>CCINT</sub>	V <sub>CCIO</sub>
Commercial	0°C to +70°C	5V ± 0.25V	$\begin{array}{c} \text{5V} \pm 0.25\text{V} \\ \text{OR} \\ \text{3.3V} \pm 0.3\text{V} \end{array}$
Industrial	–40°C to +85°C	5V ± 0.5V	$5V \pm 0.5V \\ OR \\ 3.3V \pm 0.3V$

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions			Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$I_{OH} = -3.2 \text{ mA } (Com'l/Ind)^{[3]}$					V
V <sub>OHZ</sub>	Output HIGH Voltage	$V_{CC} = Max.$	$I_{OH} = 0 \mu A (Com'I/Ind)$	[3, 4]			4.0	V
	with Output Disabled <sup>[7]</sup>		$I_{OH} = -50 \mu A (Com'I/Ir$	nd) <sup>[3, 4]</sup>			3.6	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind)			0.5	V	
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs <sup>[5]</sup>					7.0	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs <sup>[5]</sup>					0.8	V
I <sub>IX</sub>	Input Load Current	$V_I = Internal GND, V_I = V_{CC}$					+10	μΑ
l <sub>OZ</sub>	Output Leakage Current	$V_{CC} = Max., V_O = GND \text{ or } V_O = V_{CC}, \text{ Output Disabled}$			<del>-</del> 50		+50	μΑ
		$V_{CC} = Max., V_O = 3.3V, Output Disabled[4]$		0	-70	-125	μΑ	
I <sub>OS</sub>	Output Short Circuit Current <sup>[6, 7]</sup>	$V_{CC} = Max., V_{OUT} = 0.5V$			-30		-160	mA
I <sub>CC</sub>	Power Supply Current <sup>[8]</sup>	$V_{CC} = Max., I_{CC}$	OUT = 0  mA,	Com'l/Ind.		75	125	mA
		$f = 1 \text{ MHz}, V_{IN}$	<sub>I</sub> = GND, V <sub>CC</sub>	Com'l "L", -66		45	75	mA
I <sub>BHL</sub>	Input Bus Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V	<sub>IL</sub> = 0.8V		+75			μА
I <sub>BHH</sub>	Input Bus Hold HIGH Sustaining Current	$V_{CC} = Min., V_{IH} = 2.0V$			<b>–</b> 75			μΑ
I <sub>BHLO</sub>	Input Bus Hold LOW Overdrive Current	V <sub>CC</sub> = Max.					+500	μА
I <sub>BHHO</sub>	Input Bus Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.					-500	μΑ

#### Notes:

- 2. If V<sub>CCIO</sub> is not specified, the device can be operating in either 3.3V or 5V I/O mode; V<sub>CC</sub>=V<sub>CCINT</sub>.
- $I_{OH} = -2 \, \text{mA}$ ,  $I_{OL} = 2 \, \text{mA}$  for SDO. When the I/O is three-stated, the bus-hold circuit can weakly pull the I/O to a maximum of 4.0V if no leakage current is allowed. This voltage is lowered significantly by a small leakage current. Note that all I/Os are three-stated during ISR programming. Refer to the application note "Understanding Bus Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.

  Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.



## Capacitance<sup>[7]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
C <sup>IN</sup> [9]	Input Capacitance	V <sub>IN</sub> = 5.0V at f = 1 MHz		8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	V <sub>IN</sub> = 5.0V at f = 1 MHz	5	12	pF


## Inductance<sup>[7]</sup>

Parameter	Description	Test Conditions	100-Pin TQFP	84-Lead PLCC	Unit
L	Maximum Pin Inductance	$V_{IN} = 5.0V$ at $f = 1$ MHz	8	8	nΗ

## **Endurance Characteristics**[7]

Parameter	Description	Test Conditions	Max.	Unit
N	Maximum Reprogramming Cycles	Normal Programming Conditions	100	Cycles

## **AC Test Loads and Waveforms**



THÉVENIN EQUIVALENT Equivalent to:  $99\Omega$  (COM'L) 2.08V(COM'L) OUTPUT O

Parameter <sup>[10]</sup>	V <sub>x</sub>	Output Waveform-Measurement Level
t <sub>ER(-)</sub>	1.5V	V <sub>OH</sub> 0.5V V <sub>X</sub>
t <sub>ER(+)</sub>	2.6V	V <sub>OL</sub> 0.5V V <sub>X</sub>
t <sub>EA(+)</sub>	1.5V	V <sub>X</sub> 0.5V V <sub>OH</sub>
t <sub>EA(-)</sub>	V <sub>the</sub>	V <sub>X</sub> 0.5V V <sub>OL</sub>

### (d) Test Waveforms

#### Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Measured with 16-bit counter programmed into each logic block.
   C<sub>I/O</sub> for dedicated Inputs, and I/Os with JTAG functionality is 12 pF Max., and for ISR<sub>EN</sub> is 15 pF Max.
   t<sub>ER</sub> measured with 5-pF AC Test Load and t<sub>EA</sub> measured with 35-pF AC Test Load.



## Switching Characteristics Over the Operating Range<sup>[11]</sup>

		7C37	3i–125	7C373	3i–100		′3i–83 3iL-83		73i–66 3iL–66	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	rial Mode Parameters			•	•		•	•	•	
t <sub>PD</sub>	Input to Combinatorial Output <sup>[1]</sup>		10		12		15		20	ns
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch <sup>[1]</sup>		13		15		18		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches <sup>[1]</sup>		15		16		19		24	ns
t <sub>EA</sub>	Input to Output Enable <sup>[1]</sup>		14		16		19		24	ns
t <sub>ER</sub>	Input to Output Disable		14		16		19		24	ns
Input Regis	stered/Latched Mode Parameters	I	I		ı	· I				
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time <sup>[7]</sup>	3		3		4		5		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[7]</sup>	3		3		4		5		ns
t <sub>IS</sub>	Input Register or Latch Set-Up Time	2		2		3		4		ns
t <sub>IH</sub>	Input Register or Latch Hold Time	2		2		3		4		ns
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output <sup>[1]</sup>		14		16		19		24	ns
t <sub>ICOL</sub>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch <sup>[1]</sup>		16		18		21		26	ns
Output Reg	gistered/Latched Mode Parameters				l					.1
t <sub>CO</sub>	Clock or Latch Enable to Output <sup>[1]</sup>		6.5		6.5		8		10	ns
t <sub>S</sub>	Set-Up Time from Input to Clock or Latch Enable	5.5		6		8		10		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array) <sup>[1]</sup>		14		16		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	8		10		12		15		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	10		12		15		20		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$ , $1/(t_{S}+t_{H})$ , or $1/t_{CO})^{[7]}$	125		100		83		66		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$ , $1/(t_S + t_H)$ , or $1/t_{CO})^{[7]}$			153.8		125		100		MHz
f <sub>MAX3</sub>	Maximum Frequency of (2) CY7C373is with External Feedback (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH})^{[7]}$	83.3		80		62.5		50		MHz
t <sub>OH</sub> -t <sub>IH</sub> 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x <sup>[7, 12]</sup>	0		0		0		0		ns

Document #: 38-03030 Rev. \*\*

All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.
 This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C373i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.




# $\textbf{Switching Characteristics} \ \, \text{Over the Operating Range}^{[11]} \ \, \text{(continued)}$


Description  ode Parameters	Min.	Max.	Min.						
				Max.	Min.	Max.	Min.	Max.	Unit
anut Danistan Clask ta Outaut Danistan Clask		•	•	•	•	•		•	
nput Register Clock to Output Register Clock	8		10		12		15		ns
Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $/(t_{SCS})^{I/I}$	125		83.3		66.6		50.0		MHz
t Parameters					•				
Asynchronous Reset Width <sup>[7]</sup>	10		12		15		20		ns
Asynchronous Reset Recovery Time <sup>[7]</sup>	12		14		17		22		ns
Asynchronous Reset to Output <sup>[1]</sup>		16		18		21		26	ns
Asynchronous Preset Width <sup>[7]</sup>	10		12		15		20		ns
Asynchronous Preset Recovery Time <sup>[7]</sup>	12		14		17		22		ns
Asynchronous Preset to Output <sup>[1]</sup>		16		18		21		26	ns
er Parameter			•		•	•		•	
Tap Controller Frequency	500		500		500		500		kHz
le Parameters					•				
3.3V I/O mode timing adder		1		1		1		1	ns
A H	Parameters  synchronous Reset Width <sup>[7]</sup> synchronous Reset to Output <sup>[1]</sup> synchronous Preset Width <sup>[7]</sup> synchronous Preset Width <sup>[7]</sup> synchronous Preset to Output <sup>[1]</sup>	aximum Frequency in Pipelined Mode (Least 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>SCS</sub> ) <sup>[7]</sup> Parameters  synchronous Reset Width <sup>[7]</sup> 10  synchronous Reset to Output <sup>[1]</sup> synchronous Preset Width <sup>[7]</sup> 10  synchronous Preset Recovery Time <sup>[7]</sup> 10  synchronous Preset Recovery Time <sup>[7]</sup> 12  synchronous Preset to Output <sup>[1]</sup> er Parameter  ap Controller Frequency 500  a Parameters	aximum Frequency in Pipelined Mode (Least 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>SCS</sub> ) <sup>[7]</sup> Parameters  synchronous Reset Width <sup>[7]</sup> synchronous Reset Recovery Time <sup>[7]</sup> synchronous Reset to Output <sup>[1]</sup> synchronous Preset Width <sup>[7]</sup> synchronous Preset Recovery Time <sup>[7]</sup> synchronous Preset Recovery Time <sup>[7]</sup> synchronous Preset to Output <sup>[1]</sup> synchronous Preset to Output <sup>[1]</sup> for Parameter  ap Controller Frequency  se Parameters	aximum Frequency in Pipelined Mode (Least 125 83.3 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>SCS</sub> ) 1/2 10 12  Synchronous Reset Width 1/7 10 12  Synchronous Reset Recovery Time 1/7 12 14  Synchronous Preset Width 1/7 10 16  Synchronous Preset Width 1/7 10 12  Synchronous Preset Width 1/7 10 12  Synchronous Preset Recovery Time 1/7 10 12  Synchronous Preset Recovery Time 1/7 10 12  Synchronous Preset Tecovery Time 1/7 10 16  Synchronous Preset to Output 1/1 10 16  Ser Parameter  Sep Controller Frequency 500 500  Se Parameters	aximum Frequency in Pipelined Mode (Least 125 83.3 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>SCS</sub> ) <sup>[7]</sup> Parameters  synchronous Reset Width <sup>[7]</sup> 10 12  synchronous Reset Recovery Time <sup>[7]</sup> 12 14  synchronous Reset to Output <sup>[1]</sup> 16 18  synchronous Preset Width <sup>[7]</sup> 10 12  synchronous Preset Recovery Time <sup>[7]</sup> 12 14  synchronous Preset Recovery Time <sup>[7]</sup> 12 14  synchronous Preset to Output <sup>[1]</sup> 16 18  er Parameter  ap Controller Frequency 500 500  er Parameters	Asimum Frequency in Pipelined Mode (Least 125   83.3   66.6	Asimum Frequency in Pipelined Mode (Least 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>ISCS</sub>   <sup>[7]</sup>   10   12   15   15   15   15   16   18   21   15   15   16   18   21   15   16   18   21   17   17   18   18   17   18   18   1	Asximum Frequency in Pipelined Mode (Least of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or t <sub>ISCS</sub>   1/2	Asximum Frequency in Pipelined Mode (Least of the second

## **Switching Waveforms**

## **Combinatorial Output**



## **Registered Output**




Document #: 38-03030 Rev. \*\*

7C373i-7



## Switching Waveforms (continued)


## **Latched Output**



7C373i-8


### **Clock to Clock**





7C373i-10

### **Latched Input**




7C373i-11




## Switching Waveforms (continued)


## **Latched Input and Output**



## **Asynchronous Reset**




## **Asynchronous Preset**





## Switching Waveforms (continued)

## Output Enable/Disable



7C373i-16

## **Ordering Information**


Speed (MHz)	Ordering Code	Package Type	Package Type	Operating Range
125	CY7C373i-125AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-125JC	J83	84-Lead Plastic Leaded Chip Carrier	
100	CY7C373i-100AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-100JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-100AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-100JI	J83	84-Lead Plastic Leaded Chip Carrier	
83	CY7C373i-83AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-83JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-83AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-83JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373iL-83JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
66	CY7C373i-66AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-66JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-66AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-66JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373iL-66JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial

FLASH370, FLASH370i, ISR, UltraLogic, Warp, Warp Professional, and Warp Enterprise are trademarks of Cypress Semiconductor Corporation.



## **Package Diagrams**


## 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100





## **Package Diagrams**

## 84-Lead Plastic Leaded Chip Carrier J83





	Document Title: CY7C373i UltraLogic™ 64-Macrocell Flash CPLD Document Number: 38-03030						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	106375	09/17/01	SZV	Change from Spec number: 38-00495 to 38-03030			